



Ministry of Higher Education and  
Scientific Research - Iraq  
Al-Nahrain University  
College of Science  
Computer Science Department



## MODULE DESCRIPTOR FORM

### نموذج وصف المادة الدراسية

| Module Information          |                              |  |  |
|-----------------------------|------------------------------|--|--|
| معلومات المادة الدراسية     |                              |  |  |
| Module Title                | DIGITAL LOGIC                | Module Delivery  |  |
| Module Type                 | CORE                         | <input checked="" type="checkbox"/> Theory<br><input type="checkbox"/> Lecture<br><input checked="" type="checkbox"/> Lab<br><input type="checkbox"/> Tutorial<br><input type="checkbox"/> Practical<br><input type="checkbox"/> Seminar |  |
| Module Code                 | COMP1204                     |  |  |
| ECTS Credits                | 5                            |  |  |
| SWL (hr/sem)                | 125                          |  |  |
| Module Level                | 1                            |  |  |
| Administering Department    | Computer Science             | College  | Science  |
| Module Leader               | Mohammed Sahib Mahdi         | e-mail   | <a href="mailto:Mohammed.sahibmahdi@nahrainuniv.edu.iq">Mohammed.sahibmahdi@nahrainuniv.edu.iq</a> |
| Module Leader's Acad. Title | Professor                    | Module Leader's Qualification  | Ph.D.  |
| Module Tutor                | None                         | e-mail   | None   |
| Peer Reviewer Name          | Prof. Dr. Abdulkareem Merhej | e-mail   | <a href="mailto:abdulkareemmerhij@nahrainuniv.edu.iq">abdulkareemmerhij@nahrainuniv.edu.iq</a>     |
| Review Committee Approval   | 15/5/2023                    | Version Number   | 1.0  |

| Relation With Other Modules       |      |          |  |
|-----------------------------------|------|----------|--|
| العلاقة مع المواد الدراسية الأخرى |      |          |  |
| Prerequisite module               | None | Semester |  |
| Co-requisites module              | None | Semester |  |

## Module Aims, Learning Outcomes and Indicative Contents

أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية

|  |  |
|--|--|
| <p><b>Module Aims</b><br/>أهداف المادة الدراسية</p>                      | <ol style="list-style-type: none"><li>1. The student learns to build logical circuits.</li><li>2. The student learns to deal with current, voltage and digital signals</li><li>3. The student learns the components and functioning of digital storage units</li><li>4. The student learns the work of registration in computers</li><li>5. The student learns how to transmit a digital signal between computer components</li><li>6. The student learns the components of digital memory and data preservation</li></ol>   |
| <p><b>Module Learning Outcomes</b><br/>مخرجات التعلم للمادة الدراسية</p> | <ol style="list-style-type: none"><li>1. Define the problem (input and output), write its functions.</li><li>2. Minimize function using any type of minimizing methods (Boolean algebra, Karnaugh map or Tabulation method).</li><li>3. Implement functions using digital circuit (combination or sequential).</li><li>4. Have knowledge in analyzing and designing procedures of combinational and sequential circuits.</li><li>5. Have knowledge in analyzing and designing circuits with flip-flops, counters and registers.</li><li>6. Work effectively with groups.</li></ol> |
| <p><b>Indicative Contents</b><br/>المحتويات الإرشادية</p>                | <p>Indicative content includes the following:<br/>This module introduces the student to understand the digital circuits.<br/>[25 hrs]<br/>Digital circuits design in computers.<br/>[25 hrs]<br/>Other topics include: logic circuits, flip flop, registers, RAM.<br/>[25 hrs]<br/>Some common application circuits of digital RAM types are demonstrated.<br/>[25 hrs]</p>  |

## Learning and Teaching Strategies

### استراتيجيات التعلم والتعليم

|                   |   |
|-------------------|---|
| <b>Strategies</b> | The length of the semester is 16 weeks, including the exam, and there will be approximately 10 <sup>2</sup> hours dedicated to teaching the student the theoretical and practical foundations of the subject of the course, including the theoretical subject, which will take a period of 45 lecture hours (three hours per week) and a practical subject of 30 hours during the course (two hours per week). Two hours are devoted to the mid-term exam, three hours for short exams that extend from the middle to the end of the course, then 20 hours for seminars, homework and the like. |
|-------------------|---|

## Student Workload (SWL)

### الحمل الدراسي للطالب

|  |     |  |      |
|--|-----|--|------|
| <b>Structured SWL (h/sem)</b><br>الحمل الدراسي المنتظم للطالب خلال الفصل       | 63  | <b>Structured SWL (h/w)</b><br>الحمل الدراسي المنتظم للطالب أسبوعياً       | 4.2  |
| <b>Unstructured SWL (h/sem)</b><br>الحمل الدراسي غير المنتظم للطالب خلال الفصل | 62  | <b>Unstructured SWL (h/w)</b><br>الحمل الدراسي غير المنتظم للطالب أسبوعياً | 4.13 |
| <b>Total SWL (h/sem)</b><br>الحمل الدراسي الكلي للطالب خلال الفصل              | 125 |  |      |

## Module Evaluation

### تقييم المادة الدراسية

|                             |                        | Time/Number | Weight (Marks)   | Week Due   | Relevant Learning Outcome |
|-----------------------------|------------------------|-------------|------------------|------------|---------------------------|
| <b>Formative assessment</b> | <b>Quizzes</b>         | 2           | 10% (10)         | 5, 10      | LO #1                     |
|                             | <b>Assignments</b>     | 2           | 10% (10)         | 2, 12      | LO # 2, and 3             |
|                             | <b>Projects / Lab.</b> | 1           | 10% (10)         | Continuous |                           |
|                             | <b>Report</b>          | 1           | 10% (10)         | 13         | LO # 4, and 5             |
| <b>Summative assessment</b> | <b>Midterm Exam</b>    | 2 hr        | 10% (10)         | 7          | LO # 6                    |
|                             | <b>Final Exam</b>      | 3hr         | 50% (50)         | 16         | All                       |
| <b>Total assessment</b>     |                        |             | 100% (100 Marks) |            |                           |

## Delivery Plan (Weekly Syllabus)

### المنهاج الأسبوعي النظري

|               | Material Covered  |
|---------------|---|
| <b>Week 1</b> | Introduction to Digital Logic Design.                                 |
| <b>Week 2</b> | Logic Gates and Boolean Algebra: Basic Definition, Boolean Functions. |

|                |  |
|----------------|--|
| <b>Week 3</b>  | Standard Forms: Minterm and Maxterm, Simplification and Boolean Functions.                               |
| <b>Week 4</b>  | Logic Operations: NAND,NOR, and Exclusive OR, Integrated Circuits.                                       |
| <b>Week 5</b>  | Gate Level Minimization: The Map Method, Two, Three, and Four variable Map.                              |
| <b>Week 6</b>  | Product of Sums Simplification, Don't Care Conditions, NAND and NOR Implementation.                      |
| <b>Week 7</b>  | The Tabulation Method, Simplification of Boolean Functions Using Tabulation Method.                      |
| <b>Week 8</b>  | Analysis and Synthesis of Combinational Circuits: Combinational Circuits, Analysis and Design Procedure. |
| <b>Week 9</b>  | Binary Adders and Subtractor, Decoders and Multiplexers.   |
| <b>Week 10</b> | Analysis and Synthesis of Sequential Circuits: Sequential Circuits, Latches, Flip-Flops: RS, JK, and D.  |
| <b>Week 11</b> | Analysis of Clocked Sequential Circuits, Design Procedure.   |
| <b>Week 12</b> | Registers and Counters: Registers, Shift Registers, Synchronous Counters, Ripple Counters.               |
| <b>Week 13</b> | Sequential Circuits with programmable Logic Devices: Random Access Memory, Memory Decoding.              |
| <b>Week 14</b> | Read Only Memory, Programmable Logic Array.  |
| <b>Week 15</b> | <b>Preparatory Week</b>  |
| <b>Week 16</b> | <b>Final Exam</b>  |

### Delivery Plan (Weekly Lab. Syllabus)

المنهاج الاسبوعي للمختبر

|                | <b>Material Covered</b>   |
|----------------|---|
| <b>Week 1</b>  | Lab 1: Digital Logic Signals.   |
| <b>Week 2</b>  | Lab 2: Logic Gates.   |
| <b>Week 3</b>  | Lab 3: Logic Operations.  |
| <b>Week 4</b>  | Lab 4: Binary Adders and Subtractor.                                  |
| <b>Week 5</b>  | Lab 5: Binary Decoders and Multiplexers.                              |
| <b>Week 6</b>  | Lab 6: Flip Flop and RS Circuits.                                     |
| <b>Week 7</b>  | Lab 7: Clocked Sequential Circuits.                                   |
| <b>Week 8</b>  | Lab 8: Registers and Counters: Registers.                             |
| <b>Week 9</b>  | Lab 9: Registers and Counters: Shift Registers, Synchronous Counters. |
| <b>Week 10</b> | Lab 10: Registers and Counters: Ripple Counters.                      |
| <b>Week 11</b> | Lab 11: Random Access Memory,   |
| <b>Week 12</b> | Lab 12: Memory Decoding.  |

|                |   |
|----------------|---|
| <b>Week 13</b> | Lab 13: Sequential Circuits with programmable Logic Devices |
| <b>Week 14</b> | Lab 14: Read Only Memory                                    |
| <b>Week 15</b> | Lab 15: Programmable Logic Array.                           |

| <b>Learning and Teaching Resources</b><br>مصادر التعلم والتدريس |   |                           |
|---|---|---------------------------|
|   | Text  | Available in the Library? |
| <b>Required Texts</b>   | Morris Mano, Charles R. Kime, "Logic and Computer Design Fundamentals", Pearson Prentice Hall, 2004.                    | Yes                       |
| <b>Recommended Texts</b>  | John F. Wakerly "Digital Design: Principles and Practices Package" 4 <sup>th</sup> edition, Prentice-Hall, 2007.        | Yes                       |
| <b>Websites</b>   | <a href="https://sc.nahrainuniv.edu.iq/computers/comp_102.pdf">https://sc.nahrainuniv.edu.iq/computers/comp_102.pdf</a> |                           |

#### APPENDIX:

| <b>GRADING SCHEME</b><br>مخطط الدرجات   |                         |             |           |                                       |
|---|-------------------------|-------------|-----------|---------------------------------------|
| Group   | Grade                   | التقدير     | Marks (%) | Definition                            |
| <b>Success Group<br/>(50 - 100)</b>   | <b>A</b> - Excellent    | امتياز      | 90 - 100  | Outstanding Performance               |
|   | <b>B</b> - Very Good    | جيد جدا     | 80 - 89   | Above average with some errors        |
|   | <b>C</b> - Good         | جيد         | 70 - 79   | Sound work with notable errors        |
|   | <b>D</b> - Satisfactory | متوسط       | 60 - 69   | Fair but with major shortcomings      |
|   | <b>E</b> - Sufficient   | مقبول       | 50 - 59   | Work meets minimum criteria           |
| <b>Fail Group<br/>(0 - 49)</b>  | <b>FX</b> – Fail        | مقبول بقرار | (45-49)   | More work required but credit awarded |
|   | <b>F</b> – Fail         | راسب        | (0-44)    | Considerable amount of work required  |
| Note:   |                         |             |           |                                       |
| <p>NB Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.</p> |                         |             |           |                                       |



ملاحظة: هذا النموذج تم وضعه وتقديمه من قبل مديرية ضمان الجودة في وزارة التعليم العالي والبحث العلمي